

REMARKS

As a preliminary matter, Applicants appreciate the Examiner's indication of allowable subject matter contained in claims 2-3. Applicants amended claim 2 into independent form and claims 4-8 to depend from allowable claim 2. Claim 6 is also amended to correct transistor numeral terminology, and is merely a cosmetic amendment to the claim that does not affect patentability. For these reasons, claims 2-8 are considered in condition for allowance, which is respectfully requested.

Claims 1 and 4-8 stand rejected under 35 U.S.C. 102(e) as being anticipated by Kronmueller et al. (USPN 6,570,436). In response, Applicants amended independent claim 1 to clarify that a drain of the connecting transistor is connected to each gate of a pair of second transistors forming a first current mirror circuit, and a drain of one of the second transistors, which is not connected to the connecting transistors, is connected to the second node, and respectfully traverse. Claims 4-8 are believed to be in condition for allowance for reasons recited above.

The present invention, as shown in Fig. 4, has a correcting transistor NM31 provided in a correcting circuit 14 that is connected to each gate of a pair of second transistors PM31, PM32. The second transistors PM31 and PM 32 form a first current mirror circuit. A drain of one of the second transistors (i.e., PM31) is not connected to the correcting transistor (NM31), but is connected to a second node (ND2). Accordingly, a semiconductor integrated circuit having these features is formed.

In contrast, Kronmueller has a transistor N3, as shown in Fig. 2, that does not receive a constant voltage at a gate, unlike the correcting transistor NM31 of the present invention. That is, a source voltage VD1 is fed back to the gate of the transistor N3 of Kronmueller via an amplifier 74 so that the gate voltage of the transistor N3 varies with a current I1. Furthermore, the transistors P3 and P4 of Kronmueller operate as the first and second current sources, respectively, and are different from the current mirror circuit of the present invention.


More specifically, Kronmueller fails to disclose or suggest a semiconductor integrated circuit which has a current mirror circuit connected to a drain of a correcting transistor, and first and second current sources, as now recited in amended claim 1. Accordingly, Kronmueller is unable to achieve the advantage of the present invention wherein the operation speed of an internal circuit can be made constant independent of variations and a threshold voltage or temperature. For these reasons, withdrawal of the § 102 rejection of claim 1 is respectfully requested.

For the foregoing reasons, applicants believe that this case is in condition for allowance, which is respectfully requested. The examiner should call applicants' attorney if an interview would expedite prosecution.

Respectfully submitted,

GREER, BURNS & CRAIN, LTD.

By


Joseph P. Fox
Registration No. 41,760

April 19, 2005

300 South Wacker Drive
Suite 2500
Chicago, Illinois 60606
Telephone: 312.360.0080
Facsimile: 312.360.9315

Customer No. 24978

P:\DOCS\0610\68726\913544.DOC